UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 7,035,330 B2 **APPLICATION NO. : 10/768408**

: April 25, 2006

DATED INVENTOR(S) : Shanbhag et al.

> It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Page 1 of 2

Column 2, delete lines 38-64, and insert

--In accordance with one embodiment of the presently claimed invention, a decision feedback equalizer with dynamic feedback control for adaptively controlling a pre-slicer data signal that is sliced to provide a post-slicer data signal includes signal combining circuitry, signal slicing circuitry, decision feedback circuitry and signal differentiation circuitry. First signal combining circuitry combines a feedback signal and an input signal representing a plurality of data to provide a pre-slicer signal. The signal slicing circuitry is coupled to the first signal combining circuitry and slices the pre-slicer signal to produce a post-slicer signal indicative of the plurality of data. The decision feedback circuitry includes input signal timing control, is coupled to the signal slicing circuitry, and feeds back the post-slicer signal in response to a control signal to produce the feedback signal. Second signal combining circuitry is coupled to the signal slicing circuitry and combines the pre-slicer and post-slicer signals to produce a difference signal indicative of a difference between the pre-slicer and post-slicer signals. The signal differentiation circuitry includes a selected signal delay and differentiates and delays the input signal to produce a resultant signal, wherein respective portions of the differentiated signal are delayed relative to corresponding portions of the input signal by the selected signal delay. Third signal combining circuitry is coupled to the second signal combining circuitry and the signal differentiation circuitry, and combines the difference signal and the resultant signal to produce the control signal, wherein the selected signal delay is selected such that the control signal has a substantially zero AC signal component .--

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 7,035,330 B2

Page 2 of 2

DATED

APPLICATION NO.: 10/768408

INVENTOR(S)

: April 25, 2006 : Shanbhag et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 3:

Line 4, delete "First" and insert -- A first--

Line 11, delete "Second" and insert -- A second--

Line 18, delete "differentiated" and insert -- resultant--

Line 20, delete "Third" and insert -- A third--.

Signed and Sealed this

Twenty-sixth Day of December, 2006

JON W. DUDAS
Director of the United States Patent and Trademark Office